GSBarnDoor: Difference between revisions
No edit summary |
No edit summary |
||
| (11 intermediate revisions by 3 users not shown) | |||
| Line 1: | Line 1: | ||
<!--T:1--> | <!--T:1--> | ||
The | The [http://www.gsbarndoor.com/ GSBarnDoor project], also called just "Barn Door" or "IIgs Barn Door", was a collaborative project between 8bitSystems and Henry of [[ReActiveMicro]]. Henrys' involvement started in May of 2011. | ||
The GSBarnDoor was to be a kind of CPU Replace Board for the IIgs, and allow 32bit processing. | The GSBarnDoor was to be a kind of CPU Replace Board for the IIgs, and allow 32bit processing. | ||
<strong>Project Status:</strong> Unknown. Assumed abandoned by 8bitsystem.com. | |||
== History == <!--T:2--> | == History == <!--T:2--> | ||
Henry from [[ReActiveMicro]] was contacted and asked if he would like to help with certain parts of the project since he had contacts at | Henry from [[ReActiveMicro]] was contacted and asked if he would like to help with certain parts of the project since he had contacts at [http://vlsi-concepts.com VLSI Concepts]. Henry would also be in charge of PCB layout and design, selecting the components for the project, assembly, and Alpha stage testing. Once the design was able to be tested in a IIe, Henrys' work would be complete. James Littlejohn would then take over and continue with the final testing and ultimately his GSBarnDoor project. | ||
Henry chose VLSI Concepts as they could provide a licensed, working core based on their existing designs. Henry and the owner of VLSI Concepts would work together to provide a working CPU replacement based | Henry chose VLSI Concepts as they could provide a licensed, working core based on their existing designs. Henry and the owner of VLSI Concepts would work together to provide a working CPU replacement based on an FPGA. James Littlejohn could then use the CPU replacement design as a basis for the GSBarnDoor project. | ||
The core that VLSI Concepts provided did 8bit, 16bit, and also allowed for 32bit processing based on the WDC 832 CPU datasheet. They completed their IP core around November 2011, and it has been available since then | The core that VLSI Concepts provided did 8bit, 16bit, and also allowed for 32bit processing based on the WDC 832 CPU datasheet. They completed their IP core around November 2011, and it has been available since then [http://vlsi-concepts.com/v65C32.html for license from their site]. | ||
Henry completed a proto layout ordered PCBs on April 25th, 2011. When they arrived he assembled and produced a mostly "working" Alpha unit. The unit was then sent to James Littlejohn to document all found issues. He would then work directly with VLSI Concepts to | Henry completed a proto layout and ordered PCBs on April 25th, 2011. When they arrived he assembled and produced a mostly "working" Alpha unit. The unit was then sent to James Littlejohn to document all found issues. He would then work directly with VLSI Concepts to evolve the design into a fully functional core for his projects' needs. | ||
When Henry left the project the design still needed several areas addressed, such as timing. When installed and tested in a IIe for example, the IIe would | When Henry left the project the design still needed several areas addressed, such as timing. When installed and tested in a IIe for example, the IIe would lock up. The design also needed all OP codes to be fully tested, cycles measured and counted, and all timings confirmed. All aspects of the IP core needed to be confirmed to the agreed datasheet. This part of the project was never completed. | ||
== Pictures == <!--T:2--> | == Pictures == <!--T:2--> | ||
| Line 24: | Line 26: | ||
File:GSBarnDoor_FPGA.jpg|GSBarnDoor PCB with FPGA. | File:GSBarnDoor_FPGA.jpg|GSBarnDoor PCB with FPGA. | ||
</gallery> | </gallery> | ||
| Line 31: | Line 31: | ||
<center> | <center> | ||
[[File:W65C832_CPU_Datasheet_v2.0.pdf|WDC 832 Datasheet]] | [[File:Doc.png|150px|link=http://reactivemicro.com/wiki/File:W65C832_CPU_Datasheet_v2.0.pdf|WDC 832 Datasheet]] | ||
</center> | </center> | ||
[[Category:Hardware]] | |||
[[Category:Apple]] | |||
[[Category:ReActiveMicro Projects]] | |||
Latest revision as of 02:40, 27 July 2020
The GSBarnDoor project, also called just "Barn Door" or "IIgs Barn Door", was a collaborative project between 8bitSystems and Henry of ReActiveMicro. Henrys' involvement started in May of 2011.
The GSBarnDoor was to be a kind of CPU Replace Board for the IIgs, and allow 32bit processing.
Project Status: Unknown. Assumed abandoned by 8bitsystem.com.
History
Henry from ReActiveMicro was contacted and asked if he would like to help with certain parts of the project since he had contacts at VLSI Concepts. Henry would also be in charge of PCB layout and design, selecting the components for the project, assembly, and Alpha stage testing. Once the design was able to be tested in a IIe, Henrys' work would be complete. James Littlejohn would then take over and continue with the final testing and ultimately his GSBarnDoor project.
Henry chose VLSI Concepts as they could provide a licensed, working core based on their existing designs. Henry and the owner of VLSI Concepts would work together to provide a working CPU replacement based on an FPGA. James Littlejohn could then use the CPU replacement design as a basis for the GSBarnDoor project.
The core that VLSI Concepts provided did 8bit, 16bit, and also allowed for 32bit processing based on the WDC 832 CPU datasheet. They completed their IP core around November 2011, and it has been available since then for license from their site.
Henry completed a proto layout and ordered PCBs on April 25th, 2011. When they arrived he assembled and produced a mostly "working" Alpha unit. The unit was then sent to James Littlejohn to document all found issues. He would then work directly with VLSI Concepts to evolve the design into a fully functional core for his projects' needs.
When Henry left the project the design still needed several areas addressed, such as timing. When installed and tested in a IIe for example, the IIe would lock up. The design also needed all OP codes to be fully tested, cycles measured and counted, and all timings confirmed. All aspects of the IP core needed to be confirmed to the agreed datasheet. This part of the project was never completed.
Pictures
-
GSBarnDoor PCB top.
-
GSBarnDoor PCB bottom.
-
GSBarnDoor PCB installed in Apple IIe.
-
GSBarnDoor PCB with FPGA.
WDC 832 Datasheet
